


Service  
Service  
**Service**

# Service Manual



© Copyright 2007 Philips Consumer Electronics B.V. Eindhoven, The Netherlands  
All rights reserved. No part of this publication may be reproduced, stored in a retrieval system or transmitted, in any form or by any means, electronic, mechanical, photocopying, or otherwise without the prior permission of Philips.

Published by ZW-KC 0716 AV System Printed in The Netherlands Subject to modification

 3139 785 32780

**Version 1.0**



# PHILIPS

# **TABLE OF CONTENT**

## **1 General**

### **1.1 Scope**

### **1.2 Operating Conditions**

## **2 H/W Specification**

## **3 Adjustment & Setting**

### **3.1 Re-install the set to factory settings after repair**

### **3.2 Re-format HDD**

## **4 S/W Upgrade Procedure**

## **5 Troubleshooting Flowchart**

## **6 Block Diagram & Wiring diagram**

## **7 Mechanical Exploded view & Packaging drawing**

## **8 Service Parts list**

## **9 Annex - Circuit Diagram attachments**

# 1. General

## 1.1 Scope

This is the product sheet for the High-Definition (HD) Free to Air (FTA) MPEG2 Digital Video Recorder Set top box (STB) model DVR 5100/75 with 160GB HDD and DVR 7100/75 with 250GB HDD. This HD DVR is fully MPEG2 / DVB-T compliant, supporting channel frequencies range of 51 – 858MHz.

DVR 5100/75 and DVR 7100/75 is a custom made product for Philips Consumer Electronics, and has HDMI feature connectors for Digital Audio/Video output along with S-Video, YPbPr and Composite connectors.

## 1.2. Operating Conditions

Operating Temperature : +/- 0°C ~ +55°C

Before delivery of the product, the supplier shall submit the specification drawing, the sample, the test report and the QC (quality control) process flow chart to Philips Singapore.

## 2. Hardware Specification

### System

**Tuners:** Two digital HD tuners (to receive digital transmission, see Basic Connection page 12-15)

**Transmission standards:** DVB-T

**Channel coverage:** 51 - 858 MHz. The above channel coverage merely ensures the channel reception within these ranges. It does not guarantee the ability to receive signals in all circumstances.

**Aerial out:** 75-ohm asymmetrical aerial socket

**Video format:** MP@ML, MP@HL

**Audio format:** Dolby Digital, MPEG (I and II)

### Outputs

**AUDIO OUT:** RCA jacks (2 each)/2 Vrms/10 kilo ohms

**VIDEO OUT:** RCA jack/1.0 Vp-p/75 ohms

**S VIDEO OUT:** 4-pin mini DIN/Y:1.0 Vp-p,C: 0.3 Vp-p (PAL)/75 ohms

**DIGITAL AUDIO OUT (OPTICAL):** Optical output jack/-18 dBm (wave length: 660 nm)

**DIGITAL AUDIO OUT (COAXIAL):** RCA jack/0.5 Vp-p/75 ohms

**COMPONENT VIDEO OUT**

**(Y, PB/CB, PR/CR):**

RCA jack/Y: 1.0 Vp-p, PB/CB: 0.7 Vp-p,

PR/CR: 0.7 Vp-p/75 ohms

**HDMI OUT:**Type A (19-pin)

## **General**

**Power requirements:** 220-240 V AC, 50 Hz

**Power consumption:**

DVR 7100 : 30 W

DVR 5100 : 29 W

**Dimensions (approx.):** 430 \_ 80 \_ 290 mm

(width/height/depth) incl. projecting parts

**Hard disk drive capacity:**

DVR 7100 : 250GB

DVR 5100 : 160GB


**Mass (approx.):** 4.0 kg

**Operating temperature:** 5°C to 40°C

**Storage temperature:** -40°C to +65°C

## 3. Adjustments & Settings :

### 3.1 Re-install the Set to Factory Settings after Repair:




#### Goto Main Menu -> General -> Reset settings:

This feature enables you to return the setup settings to their defaults without affecting the recorded titles in the HDD.

Select { **Yes** }, and press **OK**.

The setup settings return to their defaults, and the recorder automatically turns off.

### 3.2 Re-format HDD:



#### Goto Main Menu -> HDD Setting -> Erase HDD:

Erases all the recorded titles in the HDD at once. Note that protected titles are also erased.


Press **OK** to confirm and press **BACK** to exit.

## 4. S/W UPGRADE PROCEDURE


4.1 Use a crossover RS232 cable to connect ZINWELL Set-top Box and PC COM port.

4.2 On PC side:

Launch Hyperterminal in MS Windows, and set the parameters as follow “115200-N-8-N”. (It is in “Programs”-> “Accessories-> “Communication” -> “Hyperterminal” )




Enter the properties setting page:



Set the COM port



Press Configure Button to Configure






Setting the configure as following picture:




All settings are done. Press Call button to connect the Set-top box.



### 4.3 On Set-top box side:

Use OSD to upgrade s/w. Then you see “C C C C ...” shown on PC Hyperterminal screen.



### 4.5 On PC side:

Enter Hyper terminal menu, “ Transfer” -> “Send file” -> “BROWSE”, and select new software file (set protocol in **1K Xmodem**)-> press “Send”

Ps. Set-top-box will wait PC to transmit the s/w. If you doesn't send file to box, it will timeout then exit the upgrade status. You should redo these actions again.


“Transfer” -> “Send file” -> “BROWSE”, and select new software file (set protocol in 1K Xmodem)-> press “Send”

**6. When s/w update completed, the box will shut down automatically.**


**7. Restart box, it will boot up with new software.**

# 5. Troubleshooting Flowchart


## 1. No Audio output : Flow chart




## 2. No HDMI output : Flow chart




### 3. No Y/PB/PR output: Flow chart




## 4. No Video output : Flow chart



## 5. No Video on S-video output : Flow chart




## 6. Black and White picture on S-video output : Flow chart





**7. Lock Signal Fail : Flow chart**




## 8. NO Work : Flow chart




# 6. Block Diagram & Wiring Diagram


## DVR7100/5100 Block & Wiring Diagram




# Front Panel




# Video Block Diagram




# Audio Block Diagram



# MEMORY/SATA/TUNER





### POWER





# 7. Mechanical Exploded view & Packaging drawing





## 8. Service Parts List & screw list

### SERVICE PARTS LIST

A001	996510004493	△ POWER CORD
A002	996510004494	AUDIO/VIDEO CINCH CABLE
A003	996510004483	Y-PB-PR CINCH CABLE 150CM
A004	996510004495	RF CABLE 12,5CM (SHORT)
A006	996510004500	REMOTE CONTROL UNIT
A007	996510004496	RF CABLE 100CM (LONG)
C02	996510004497	POWER CABLE 14PIN 46cm
C03	996510004498	SATA POWER CABLE 4 Pin 20cm
C04	996510004499	SATA SIGNAL CABLE 38cm
E001	996510004468	MAIN BOARD PCB-A
E002	996510004481	△ POWER SUPPLY BOARD
E003	996510004482	HARD DISK 160G (DVR5100)
E003	996510004532	HARD DISK 250G (DVR7100)
M001	996510004537	FRONT COMPLETE ASSY
M002	996510004485	BOTTOM COVER
M003	996510004484	TOP COVER
M005	996510004488	RUBBER DAMPER, HDD
M006	996510004486	BACK PANEL
M007	996510004489	△ MAINS SOCKET + HYBRID WIRE ASSY
M008	996510004487	ELECTICAL FAN 12VDC
M009	996510004490	WIRE CLAMP
S005	996510004491	SCREW M3x6mm w/Washer D=10mm
S006	996510004492	SPECIAL SCREW 6#-32x1/4"
U32	996510004479	TUNER UNIT TU1216L/IVP


### SCREW LIST

S001	SCREW D3x6mm
S002	SCREW D3x6mm
S003	SCREW D3x6mm
S004	SCREW M3x6mm
S007	SCREW M3x6mm
S008	SCREW D2x4mm
S009	SCREW M3x6mm
S010	SCREW D3x8mm
S011	SCREW D3x6mm
S012	SCREW D3x8mm


NOTE: ONLY THE PARTS MENTIONED IN THIS LIST  
ARE NORMAL SERVICE PARTS

## **9. Annex Attachments:**




- Pcba drawing & Circuit diagrams**




01

ZINWELL CORPORATION [ Hsinchu ] R&D II		
2, Wen-Hua Road, Hsinchu Industrial Park, Hsinchu 303, Taiwan		
TEL:886-3-597-9050 # 559		
Title Philips_DVR		
Size A	Document Number Note	Rev 1.1
Date: Monday, April 16, 2007	Sheet 1	of 19

SD_ADDR12	AG18	BCM7038_SD_ADDR12	
SD_ADDR11	AE18	BCM7038_SD_ADDR11	
SD_ADDR10	AG16	BCM7038_SD_ADDR10	
SD_ADDR9	AG17	BCM7038_SD_ADDR9	
SD_ADDR8	AE18	BCM7038_SD_ADDR8	
SD_ADDR7	AJ17	BCM7038_SD_ADDR7	
SD_ADDR6	AD17	BCM7038_SD_ADDR6	
SD_ADDR5	AH17	BCM7038_SD_ADDR5	
SD_ADDR4	AE17	BCM7038_SD_ADDR4	
SD_ADDR3	AH16	BCM7038_SD_ADDR3	
SD_ADDR2	AE16	BCM7038_SD_ADDR2	
SD_ADDR1	AH16	BCM7038_SD_ADDR1	
SD_ADDR0	AE15	BCM7038_SD_ADDR0	
SD_BA1	AD15	BCM7038_SD_BA1	
SD_BA0	AG15	BCM7038_SD_BA0	
SD_CK1	AH10	BCM7038_SD_CK1	
SD_CK0	AJ10	BCM7038_SD_CK0	
SD_CK0b	AH23	BCM7038_SD_CK0b	
SD_CKE	AJ23	BCM7038_SD_CKE	
SD_CKE	AJ18	BCM7038_SD_CKE	
SD_CS0	AH15	BCM7038_SD_CS0b	
SD_RAS	AE14	BCM7038_SD_RASb	
SD_CAS	AD14	BCM7038_SD_CASb	
SD_WE	AJ15	BCM7038_SD_WEB	
SD_DQ63	AG5	BCM7038_SD_DQ63	
SD_DQ62	AF5	BCM7038_SD_DQ62	
SD_DQ61	AG7	BCM7038_SD_DQ61	
SD_DQ60	AG7	BCM7038_SD_DQ60	
SD_DQ59	AH5	BCM7038_SD_DQ59	
SD_DQ58	AJ5	BCM7038_SD_DQ58	
SD_DQ57	AH7	BCM7038_SD_DQ57	
SD_DQ56	AJ7	BCM7038_SD_DQ56	
SD_DQ55	AE8	BCM7038_SD_DQ55	
SD_DQ54	AG8	BCM7038_SD_DQ54	
SD_DQ53	AF9	BCM7038_SD_DQ53	
SD_DQ52	AG9	BCM7038_SD_DQ52	
SD_DQ51	AH8	BCM7038_SD_DQ51	
SD_DQ50	AJ8	BCM7038_SD_DQ50	
SD_DQ49	AH9	BCM7038_SD_DQ49	
SD_DQ48	AJ9	BCM7038_SD_DQ48	
SD_DQ47	AE10	BCM7038_SD_DQ47	
SD_DQ46	AG10	BCM7038_SD_DQ46	
SD_DQ45	AF11	BCM7038_SD_DQ45	
SD_DQ44	AG11	BCM7038_SD_DQ44	
SD_DQ43	AH11	BCM7038_SD_DQ43	
SD_DQ42	AJ11	BCM7038_SD_DQ42	
SD_DQ41	AJ12	BCM7038_SD_DQ41	
SD_DQ40	AH13	BCM7038_SD_DQ40	
SD_DQ39	AJ12	BCM7038_SD_DQ39	
SD_DQ38	AE12	BCM7038_SD_DQ38	
SD_DQ37	AD13	BCM7038_SD_DQ37	
SD_DQ36	AE13	BCM7038_SD_DQ36	
SD_DQ35	AJ13	BCM7038_SD_DQ35	
SD_DQ34	AG13	BCM7038_SD_DQ34	
SD_DQ33	AG14	BCM7038_SD_DQ33	
SD_DQ32	AG14	BCM7038_SD_DQ32	
SD_DQ31	AE10	BCM7038_SD_DQ31	
SD_DQ30	AF20	BCM7038_SD_DQ30	
SD_DQ29	AG20	BCM7038_SD_DQ29	
SD_DQ28	AH18	BCM7038_SD_DQ28	
SD_DQ27	AH20	BCM7038_SD_DQ27	
SD_DQ26	AH19	BCM7038_SD_DQ26	
SD_DQ25	AJ20	BCM7038_SD_DQ25	
SD_DQ24	AD21	BCM7038_SD_DQ24	
SD_DQ23	AE21	BCM7038_SD_DQ23	
SD_DQ22	AD22	BCM7038_SD_DQ22	
SD_DQ21	AE22	BCM7038_SD_DQ21	
SD_DQ20	AE22	BCM7038_SD_DQ20	
SD_DQ19	AH21	BCM7038_SD_DQ19	
SD_DQ18	AJ21	BCM7038_SD_DQ18	
SD_DQ17	AJ22	BCM7038_SD_DQ17	
SD_DQ16	AG23	BCM7038_SD_DQ16	
SD_DQ15	AG22	BCM7038_SD_DQ15	
SD_DQ14	AE23	BCM7038_SD_DQ14	
SD_DQ13	AG24	BCM7038_SD_DQ13	
SD_DQ12	AE25	BCM7038_SD_DQ12	
SD_DQ11	AJ24	BCM7038_SD_DQ11	
SD_DQ10	AH24	BCM7038_SD_DQ10	
SD_DQ9	AH25	BCM7038_SD_DQ9	
SD_DQ8	AJ25	BCM7038_SD_DQ8	
SD_DQ7	AE26	BCM7038_SD_DQ7	
SD_DQ6	AG27	BCM7038_SD_DQ6	
SD_DQ5	AD27	BCM7038_SD_DQ5	
SD_DQ4	AH26	BCM7038_SD_DQ4	
SD_DQ3	AJ27	BCM7038_SD_DQ3	
SD_DQ2	AJ28	BCM7038_SD_DQ2	
SD_DQ1	AH28	BCM7038_SD_DQ1	
SD_DQ0	AH28	BCM7038_SD_DQ0	
SD_DQ57	AH6	BCM7038_SD_DQ57	
SD_DQ56	AJ8	BCM7038_SD_DQ56	
SD_DQ55	AH12	BCM7038_SD_DQ55	
SD_DQ54	AH14	BCM7038_SD_DQ54	
SD_DQ53	AJ19	BCM7038_SD_DQ53	
SD_DQ52	AH22	BCM7038_SD_DQ52	
SD_DQ51	AJ25	BCM7038_SD_DQ51	
SD_DQ50	AH27	BCM7038_SD_DQ50	
SD_DQ47	AG6	BCM7038_SD_DQ47	
SD_DQ46	AD10	BCM7038_SD_DQ46	
SD_DQ45	AD11	BCM7038_SD_DQ45	
SD_DQ44	AG12	BCM7038_SD_DQ44	
SD_DQ43	AD20	BCM7038_SD_DQ43	
SD_DQ42	AG21	BCM7038_SD_DQ42	
SD_DQ41	AE24	BCM7038_SD_DQ41	
SD_DQ40	AG26	BCM7038_SD_DQ40	









- New DDR routing rules:**
- All timing is relative to the CLK/CLKb that arrive at the destination DDR SDRAM chip.
  - 1) X = CLK/CLKb should be a matched differential pair with a length < 4"
  - 2) Address and control should be X +/- 0.75" (or 100 ps)
  - 3) DQS and DQM should be X +/- 0.75" (or 100 ps)
  - 4) All DQs should match corresponding byte lane DQS/DQMs within +/- 0.20" (or 30 ps)
  - 5) Place 22 ohm resistors on this page near BCM7038.
  - 6) Place 62 ohm resistors for DQ signals midpoint between BCM7038 and DDR SDRAM
  - 7) Place DDR\_VREF/2 resistor dividers near BCM7038
  - 8) Trace impedances need to be 60 ohms +/- 10% (54-66 ohms)
  - 9) Route VREF with 30-mil trace and at least 1 high quality ceramic bypass capacitor for each connection to a device.
  - 10) All traces should have a >= 3 to 1 spacing ratio from the reference GND/PWR layer. (e.g. 15 mil line-to-line spacing for a 5 mil dielectric thickness)



02

"Route VREF with 30-mil trace and CAP must be nearly at 7038".



- DDR routing rules:**
- 1) DQ/DQM skew within bytelane (DQ[7:0], DQ[15:8], DQ[23:16], DQ[31:24]) should be +/- 100 mil w.r.t DOS
  - 2) DQS delay for a particular bytelane shall be +/- 250 mil w.r.t clk
  - 3) DQS skew across all bytelanes should be less than 250 mil
  - 4) Address & cntrl shall be +/- 500 mil w.r.t clk
  - 5) Place 22 ohm resistors on this page near DDR SDRAM.
  - 6) Place 51 ohm resistors for Addr/Cntrl signals at the end of the line near the DDR SDRAM
  - 7) Place DDR\_VREF resistor dividers near BCM7038
  - 8) Trace impedances need to be 60 ohms +/- 10% (54-66 ohms)
  - 9) Route VREF with 30-mil trace and 1 high quality ceramic bypass capacitor for each connection to a device.

- DDR\_CKE VTP1
- DDR\_ADDR12 VTP2
- DDR\_ADDR9 VTP3
- DDR\_ADDR7 VTP4
- DDR\_ADDR5 VTP5
- DDR\_ADDR3 VTP6
- DDR\_ADDR1 VTP7
- DDR\_ADDR10 VTP8
- DDR\_BA0 VTP9
- DDR\_CSnb VTP10
- DDR\_VREF VTP11
- DDR\_ADDR11 VTP12
- DDR\_ADDR8 VTP13
- DDR\_ADDR6 VTP14
- DDR\_ADDR4 VTP15
- DDR\_ADDR2 VTP16
- DDR\_ADDR0 VTP17
- DDR\_BA1 VTP18
- DDR\_RASb VTP19
- DDR\_CASb VTP20




U-3  
BCM70380

CCIR656 Video I/O





X L29	DVO_21/VL_656_D0	DVO_12/VO_656_D0	N28	BCM7038_VO_656_D0
X M25	DVO_22/VL_656_D1	DVO_13/VO_656_D1	N29	BCM7038_VO_656_D1
X M26	DVO_23/VL_656_D2	DVO_14/VO_656_D2	P24	BCM7038_VO_656_D2
X M27	VL_656_D3	DVO_15/VO_656_D3	P26	BCM7038_VO_656_D3
X M28	VL_656_D4	DVO_16/VO_656_D4	P27	BCM7038_VO_656_D4
X M29	VL_656_D5	DVO_17/VO_656_D5	P28	BCM7038_VO_656_D5
X N25	VL_656_D6	DVO_18/VO_656_D6	P29	BCM7038_VO_656_D6
X N26	VL_656_D7	DVO_19/VO_656_D7	R25	BCM7038_VO_656_D7
X N27	VL_656_CLK	DVO_20/VO_656_CLK	R26	BCM7038_VO_656_CLK

Strap Bit	Description	Pin	Default	Comments
strap_bypass_cpu_clk	0: Use internal 297 MHz clock 1: Use external CPU clock	EBI_DATA08	0	Run CPU at 297 Mhz
strap_crit_word_seq	0: Use sequential addressing 1: Use sub-block addressing	EBI_DATA00	0	Default to sequential addressing though OS may need this changed
strap_ddr_config_1, (MSB) strap_ddr_config_0	0: Reserved 1: 6Mx16 bit parts 2: 16Mx16 bit parts 3: 32Mx16 bit parts	EBI_CS0b, EBI_CS2b	10	Per memory configuration
strap_ddr_config_2	0: 64-bit DDR mode 1: 32-bit DDR mode	HS_CLK1	0	Usually in 64-bit mode
strap_ddr_ext_clock	0: Use internal DDR PLL 1: Use external DDR clock	HS_DATA1	0	Run internal 187 MHz clock
strap_ebi_big_endian	0: EBI system is LITTLE endian 1: EBI system is BIG endian	EBI_DATA10	0	Per system configuration
strap_ebi_boot_memory	0: Boot memory is 8-bit ROM 1: Boot memory is 16-bit ROM	EBI_DATA12	0	Per system configuration
strap_ebi_burst_read_en	0: Disable EBI burst read 1: Enable EBI burst read	EBI_DATA0i	0	Usually disabled
strap_ebi_clock_rate	0: Select 54 MHz for EBI clock 1: Select 27 MHz for EBI clock	EBI_DATA13	1	Per system configuration
strap_ebi_cs_swap	0: No swap 1: Swap CS_0 and CS_1 signals	EBI_DATA11	0	Per system configuration
strap_ebi_mux_addr_data	0: Don't multiplex EBI address and data 1: Multiplex EBI address and data	EBI_DATA14	0	Usually in non-multiplex mode
strap_ebi_rom_size1, (MSB) strap_ebi_rom_size0	0: 32 Mbyte ROM 1: 16 Mbyte ROM 2: 8 Mbyte ROM 3: 4 Mbyte ROM	EBI_DATA07, EBI_DATA09	0	Per system configuration
strap_ebi_slave	0: EBI is in master mode 1: EBI is in slave mode	V00_656_1	0	Usually in master mode
strap_ebi_zero_addr	0: Do not zero EBI address 1: Zero upper bits of EBI address	EBI_DATA2	0	Usually a don't care ; set to do not zero
strap_mclk_delay_3, (MSB) strap_mclk_delay_2, strap_mclk_delay_1, strap_mclk_delay_0		V00_656_0, HS_DATA0, HS_SYNC0, HS_CLK0	0000	TBD
strap_pci_client	0: PCI in bridge (master) mode 1: PCI in client (slave) mode	V00_656_2	0	Usually in master mode
strap_pci_giswin_size_1, strap_pci_giswin_size_0	0: 32 Mbyte Window 1: 64 Mbyte Window 2: 128 Mbyte Window 3: 256 Mbyte Window	V00_656_CLK, V00_656_7	00	Per memory configuration
strap_pci_memwin_size_1, strap_pci_memwin_size_0	0: 32 Mbyte Window 1: 64 Mbyte Window 2: 128 Mbyte Window 3: 256 Mbyte Window	V00_656_6, V00_656_5	0000	Per memory configuration
strap_pci_memwin1_en	0: Disable PCI memory window 1 1: Enable PCI memory window 1	V00_656_3	0	Per system configuration
strap_pci_memwin2_en	0: Disable PCI memory window 2 1: Enable PCI memory window 2	V00_656_4	0	Per system configuration
strap_spi_slave_enable	0: SSC slave port configured 1: SPI slave port configured	EBI_DATA15	0	Per system configuration - usually in SSC slave
strap_system_big_endian	0: System is LITTLE endian 1: System is BIG endian	HS_SYNC1	0	Per system configuration
strap_xtal_adj_3, (MSB) strap_xtal_adj_2, strap_xtal_adj_1, strap_xtal_adj_0	Adjust the 54 MHz oscillator bias current. Default is 0.	EBI_DATA06, EBI_DATA06, EBI_DATA04, EBI_DATA03	1111	Given existing Tank Circuit
strap_rsvd_0	Reserved	EBI_CS0b	0	Default to 0
strap_rsvd_1	Reserved	EBI_CS1b	0	Default to 0



04






AUDIO\_ROUT1 17,16  
AUDIO\_LOUT1 17,16  
AUDIO\_ROUT2 17,16  
AUDIO\_LOUT2 17,16



PLACE NEAR THE BUFFER

VSYNC1 & HSYNC1 Swap



Route VDAC\_AVDD33 as a wide trace or fill area on the top layer of the PCB all the way to the connector

Place bias resistors near BCM7038 and try to shield them by GND.



Place 75 ohm terminations near BCM7038

Place inductors so that the fields from adjacent filters DO NOT couple.

Place ESD5-7 as close as possible to J19

Place ESD5-7 as close as possible to J19




Place inductors so that the fields from adjacent filters DO NOT couple.

Place inductors & 0 ohm R's so that the fields from adjacent filters DO NOT couple.


Place inductors & 0 ohm R's so that the fields from adjacent filters DO NOT couple.

Place ESD5-7 as close as possible to J19



- 16 PB/B >>
- 16 Y/G >>
- 16 PR/R >>
- 16 SVIDEO\_C >>
- 16 SVIDEO\_Y >>
- 16 COMP\_RCA >>





06



07




Place one of each of these capacitors within 250mil to the VIO pins: B19, B59, A59, A16, and A10



Remove R2008 for testing 66MHz PCI. NOTE: Other devices on the motherboard are 33MHz and must not be accessed when testing in 66MHz mode.










Present use 1Mx16Bits = 2MBytes => MBM29LV160BE  
 Also can be replaced to 2Mx16Bits = 4MBytes => MBM29DL323BE  
 4Mx16Bits = 8MBytes => AM29LV640MB




Front Panel Interface



- GPIO37 19
- GPIO38 19
- GPIO37 is FE\_RESET\_N\_0
- GPIO38 is FE\_RESET\_N\_1





For HDMI  
 For AD7181, Clone board  
 For FE, EEPROM





Place these diode as close as possible to J23


10



9. To Clone Board  
For EEPROM write enable  
EE1 : system EEPROM



BCM7038\_HSX1\_CLK\_POD\_O\_CLK 4  
BCM7038\_HSX1\_DATA\_POD\_O\_DATA0 4  
BCM7038\_HSX1\_SYNC\_POD\_O\_SYNC 4  
BCM7038\_HSX0\_CLK 4  
BCM7038\_HSX0\_DATA 4  
BCM7038\_HSX0\_SYNC 4




No Plans to connect BCM3250 or BCM7041

11

Route TXP/M and RXP/M pairs differentially, matched short lengths, with 100 ohm differential impedance, adjacent to ground plane.

SATA & USB - Layout Guidelines & Notes

1. The Dp and Dn traces are length matched, with max differential skew, within 20mils
2. Differential trace length must be less than 5 inches
3. No more than 2 vias per trace, prefer zero.
4. Never split the ground plane under differential pair routing
5. Route differential pairs above the GND plane.
6. Differential impedance is 100 Ohms for SATA and 90 ohms for USB.
7. Adjacent differential pairs should be separated by at least 3 times the trace width. (e.g. 7.5 mil trace, leave >22.5mils between adjacent diff pairs)
8. Stich gnd vias around each differential pair, but NOT between a given pair.
9. SATA xtal +/- 50 ppm Tolerance +/- 100 ppm Stability

















Y3 need nearly BCM7038 .Stitch GND around XTAL and caps inside GND layer cutout


12



ZINWELL CORPORATION [ Hsinchu ] R&D II		
2, Wen-Hua Road, Hsinchu Industrial Park, Hsinchu 303, Taiwan TEL:886-3-597-9050 # 559		
Title Philips_DVR		
Size A4	Document Number USB;Ethernet;Sata	Rev 1.1
Date: Monday, April 16, 2007	Sheet 12 of 19	






13






>>YIG 6  
 >>PRB 6  
 >>PRR 6  
 >>SVIDEO\_Y 6  
 >>SVIDEO\_C 6  
 >>COMP\_RCA 6

Pin3 & Pin 4 Swap and add EMI Cap (0603)






5,17 AUDIO\_ROUT1  
 5,17 AUDIO\_LOUT1  
 5,17 AUDIO\_ROUT2  
 5,17 AUDIO\_LOUT2

Add EMI Cap (0402)






- 5 AUDIO\_SPDIF
- 5,16 AUDIO\_ROUT1
- 5,16 AUDIO\_ROUT2
- 5,16 AUDIO\_LOUT1
- 5,16 AUDIO\_LOUT2
- 10 PWON\_MUTE





Fan control






Place side by tuner U32

GPIO37 is FE\_RESET\_N\_0  
GPIO38 is FE\_RESET\_N\_1

- GPIO\_37 10
- GPIO\_38 10
- BCM7038\_PKT0\_CLK 11
- BCM7038\_PKT0\_DATA 11
- BCM7038\_PKT0\_SYNC 11
- BCM7038\_PKT1\_CLK 11
- BCM7038\_PKT1\_DATA 11
- BCM7038\_PKT1\_SYNC 11
- M2\_SCL 10,11
- M2\_SDA 10,11



Place side by tuner U33